World Library  
Flag as Inappropriate
Email this Article


Article Id: WHEBN0025043665
Reproduction Date:

Title: X2apic  
Author: World Heritage Encyclopedia
Language: English
Subject: CPUID, Intel Inboard 386, Intel TeraHertz, MMC-1, Intel Communication Streaming Architecture
Collection: Ibm Pc Compatibles, Intel Products, Interrupts, X86 Architecture
Publisher: World Heritage Encyclopedia


x2APIC is the most recent generation of the Intel programmable interrupt controller, introduced with the Nehalem microarchitecture.[1] The major improvements of the x2APIC address the number of supported CPUs and performance of the interface.


  • Features 1
  • Virtualization-related developments 2
  • See also 3
  • References 4
  • External links 5


The x2APIC now uses 32 bits to address CPUs, allowing to address up to 2^32-1 CPUs using the physical destination mode. The logical destination mode now works differently and introduces clusters. Using this mode, one can address up to 2^20-16 processors.

The x2APIC architecture also provides backward compatibility modes to the original Intel APIC Architecture (introduced with the Pentium/P6) and with the xAPIC architecture (introduced with the Pentium 4).

The improved interface reduces the number of needed APIC register access for sending Inter-processor interrupts. Because of this advantage Qemu can and does emulate x2apic for older processors that don't physically support x2APIC, going back to Conroe and even for AMD Opteron G-series processors (neither of which natively support x2APIC).[2][3]

Virtualization-related developments

As of 2012 AMD does not yet support x2APIC, but was announcing the introduction of their own Advanced Virtual Interrupt Controller (AVIC) targeting interrupt overhead reduction in virtualization environments.[4][5]

Intel has responded with the announcement of a similar technology, which didn't have a brand name at its announcement time in 2012,[6] but which was later branded APICv[7][8] and is commercially available in the Ivy Bridge EP series, which is sold as Xeon E5-26xx v2 (launched in late 2013) and as Xeon E5-46xx v2 (launched in early 2014).

See also


  1. ^ "Next Generation Interrupt Architecture"
  2. ^
  3. ^
  4. ^ Wei Huang, Introduction of AMD Advanced Virtual Interrupt Controller, XenSummit 2012
  5. ^
  6. ^
  7. ^
  8. ^

External links

  • Intel 64 Architecture x2APIC Specification (PDF)
  • More information on the Intel x2APIC Architecture can be found in the Intel 64 and IA-32 Architectures Software Developer's Manuals

This article was sourced from Creative Commons Attribution-ShareAlike License; additional terms may apply. World Heritage Encyclopedia content is assembled from numerous content providers, Open Access Publishing, and in compliance with The Fair Access to Science and Technology Research Act (FASTR), Wikimedia Foundation, Inc., Public Library of Science, The Encyclopedia of Life, Open Book Publishers (OBP), PubMed, U.S. National Library of Medicine, National Center for Biotechnology Information, U.S. National Library of Medicine, National Institutes of Health (NIH), U.S. Department of Health & Human Services, and, which sources content from all federal, state, local, tribal, and territorial government publication portals (.gov, .mil, .edu). Funding for and content contributors is made possible from the U.S. Congress, E-Government Act of 2002.
Crowd sourced content that is contributed to World Heritage Encyclopedia is peer reviewed and edited by our editorial staff to ensure quality scholarly research articles.
By using this site, you agree to the Terms of Use and Privacy Policy. World Heritage Encyclopedia™ is a registered trademark of the World Public Library Association, a non-profit organization.

Copyright © World Library Foundation. All rights reserved. eBooks from Project Gutenberg are sponsored by the World Library Foundation,
a 501c(4) Member's Support Non-Profit Organization, and is NOT affiliated with any governmental agency or department.