World Library  
Flag as Inappropriate
Email this Article

Z196 Cpu

Article Id: WHEBN0029022035
Reproduction Date:

Title: Z196 Cpu  
Author: World Heritage Encyclopedia
Language: English
Subject: Multi-chip module
Publisher: World Heritage Encyclopedia

Z196 Cpu

History of IBM mainframes 1952–present
Market name Architecture
700/7000 series varied
System/360 System/360
System/370 System/370
System/390 ESA/390
zSeries 900, 800, 990, and 890 z/Architecture
System z9
System z10
zEnterprise System (z196, zEC12)
Produced 2010
Designed by IBM
Max. CPU clock rate 3.8 GHz to 5.2 GHz
Min. feature size 45 nm
Instruction set z/Architecture (ARCHLVL 3)
Cores 4
L1 cache 64+128 KB/core
L2 cache 1.5 MB/core
L3 cache 24 MB/chip
Predecessor z10
Successor zEC12

The z196 microprocessor[1] is a chip made by IBM for their zEnterprise 196 mainframe computers, announced on July 22, 2010.[2] The processor was developed over a three year time span by IBM engineers from Poughkeepsie, New York; Austin, Texas; and Böblingen, Germany at a cost of US$1.5 billion.[3] Manufactured at IBM's Fishkill, New York fabrication plant, the processor began shipping on September 10, 2010. IBM stated that it was the world's fastest microprocessor at the time.[4]


The chip measures 512.3 mm2 and consists of 1.4 billion transistors fabricated in IBM's 45 nm CMOS silicon on insulator fabrication process, supporting speeds of 5.2 GHz:[1] at the time, the highest clock speed CPU ever produced for commercial sale.

The processor implements the CISC z/Architecture with a new superscalar, out-of-order pipeline and 100 new instructions. The instruction pipeline has 15 to 17 stages; the instruction queue can hold 40 instructions; and up to 72 instructions can be "in flight". It has four cores, each with a private 64 KB L1 instruction cache, a private 128 KB L1 data cache and a private 1.5 MB L2 cache. In addition, there is a 24 MB shared L3 cache implemented in eDRAM and controlled by two on-chip L3 cache controllers. There's also an additional shared L1 cache used for compression and cryptography operations.[1]

Each core has six RISC-like execution units, including two integer units, two load-store units, one binary floating point unit and one decimal floating point unit. The z196 chip can decode three instructions and execute five operations in a single clock cycle.[1]

The z196 chip has on board DDR3 RAM memory controller supporting a RAID like configuration to recover from memory faults. The z196 also includes a GX bus controller for accessing host channel adapters and peripherals. Additionally, each chip includes co-processors for cryptographic and compression functionality.[1]

Shared Cache

Even though the z196 processor has on-die facilities for symmetric multiprocessing (SMP), there are 2 dedicated companion chips called the Shared Cache (SC) that each adds 96 MB off-die L4 cache for a total of 192 MB L4 cache. L4 cache is shared by all processors in the book. The SC chip consists of 1.5 billion transistors and measures 478.8 mm2, manufactured with the same 45 nm process as the z196 chip.

Each chip also has 24 MB L3 cache shared by the 4 cores on the chip.[1]

Multi-chip module

The zEnterprise System z196 uses multi-chip modules (MCMs) which allows for six z196 chips to be on a single module. Each MCM has two shared cache chips allowing processors on the MCM to be connected with 40 GB/s links.[1]

The different models of the zEnterprise System have a different number of active cores. To accomplish this, some processors in each MCM may have its fourth core disabled.[5]


The zEnterprise System z114 does use z196 processors but does not use MCMs so the processors are packaged on single chip modules (SCM) instead. Two SCMs and one Shared Cache chip is mounted together in a processor drawer. These processors also run at reduced speed, at 3.8 GHz.[6]

See also


External links

  • IBM zEnterprise System Technical Introduction -
  • IBM zEnterprise System Technical Guide -
  • IBM z196 Mainframe Architecture at Real World Technologies
This article was sourced from Creative Commons Attribution-ShareAlike License; additional terms may apply. World Heritage Encyclopedia content is assembled from numerous content providers, Open Access Publishing, and in compliance with The Fair Access to Science and Technology Research Act (FASTR), Wikimedia Foundation, Inc., Public Library of Science, The Encyclopedia of Life, Open Book Publishers (OBP), PubMed, U.S. National Library of Medicine, National Center for Biotechnology Information, U.S. National Library of Medicine, National Institutes of Health (NIH), U.S. Department of Health & Human Services, and, which sources content from all federal, state, local, tribal, and territorial government publication portals (.gov, .mil, .edu). Funding for and content contributors is made possible from the U.S. Congress, E-Government Act of 2002.
Crowd sourced content that is contributed to World Heritage Encyclopedia is peer reviewed and edited by our editorial staff to ensure quality scholarly research articles.
By using this site, you agree to the Terms of Use and Privacy Policy. World Heritage Encyclopedia™ is a registered trademark of the World Public Library Association, a non-profit organization.

Copyright © World Library Foundation. All rights reserved. eBooks from Project Gutenberg are sponsored by the World Library Foundation,
a 501c(4) Member's Support Non-Profit Organization, and is NOT affiliated with any governmental agency or department.